UMM Institutional Repository

Browse by Document Type

[up] Up a level
Group by: Creators | Item Type | No Grouping
Number of items: 1.

Widianto, Widianto and Hasani, M. Chasrun and Lis, Robert (2022) Build Testbenches for Verification in Shift Register ICs using SystemVerilog. International Journal of Electronics and Telecommunications, 68 (3). pp. 619-623. ISSN 2081-8491

This list was generated on Wed Jul 17 01:09:56 2024 UTC.