Items where Author is "Widianto, Widianto"

Group by: Item Type | No Grouping
Number of items: 15.

Article

Widianto, Widianto and Eriyani, Baiq Dewi and Hasani, M. Chasrun and Priyanto, Budhi (2023) Peningkatan Kapasitas Guru SD Muhammadiyah 1 Kesamben dalam Mengasah Jiwa Kewirausahaan Siswa. Jurnal Abdi Masyarakat Indonesia (JAMSI), 3 (6). pp. 1779-1786. ISSN P-ISSN 2807-6605 | E-ISSN 2807-6567

Widianto, Widianto and Hasani, M. Chasrun (2023) CAKUPAN VERIFIKASI TESTBENCH DALAM MENDETEKSI KERUSAKAN HUBUNG SINGKAT DI RANGKAIAN TERPADU KOMPARATOR. JITET (Jurnal Informatika dan Teknik Elektro Terapan), 11 (3 S1). pp. 1130-1138. ISSN 2830-7062

Widianto, Widianto and Hasani, M. Chasrun and Amal, Andi Syaiful (2023) Pelatihan Guru SD Muhammadiyah 1 Kesamben dalam menggunakan LMS Moodle. Jurnal Pengabdian Masyarakat Indonesia (JPMI), 3 (3). pp. 391-398. ISSN 2775-3026

Widianto, Widianto and Hasani, M. Chasrun and Lis, Robert (2022) Build Testbenches for Verification in Shift Register ICs using SystemVerilog. International Journal of Electronics and Telecommunications, 68 (3). pp. 619-623. ISSN 2081-8491

Widianto, Widianto and Hasani, M. Chasrun and Amal, Andi Syaiful (2021) Peningkatan Kapasitas Guru SD Muhammadiyah 1 Kesamben dalam Memanfaatkan Media Pembelajaran Daring. Jurnal Pengabdian Kepada Masyarakat TEKNO (JAM-TEKNO), 2 (2). pp. 19-24. ISSN 9999-9999

Widianto, Widianto and Syafaah, Lailis and nurhadi, nurhadi (2018) Effects of Process Variations in a HCMOS IC using a Monte Carlo SPICE Simulation. Jurnal Kinetik, 3 (1). ISSN 2503-2267

Syafaah, Lailis and Widianto, Widianto and Hiroyuki, Yotsuyanagi and Hashizume, Masaki (2017) Bi-directional of a Built-in Test Circuit for Interconnect Defects in Assembled PCBs. JOURNAL OF TELECOMMUNICATION, ELECTRONIC AND COMPUTER ENGINEERING (JTEC), 9 (1-3). ISSN 2289-8131

Book Section / Proceedings

Widianto, Widianto and Lis, Robert (2022) Delay Analysis in HCMOS Logic ICs. In: AIP Conference Proceeding: 1ST INTERNATIONAL CONFERENCE ON TECHNOLOGY, INFORMATICS, AND ENGINEERING. Engineering, 2453 . AIP Publishing, 020059-1-020059-5.

Widianto, Widianto and Lis, Robert (2020) A SIGNATURE REGISTER OF A BIST TO DETECT STUCK-AT-FAULTS IN COMBINATIONAL LOGIC ICS. In: Prosiding Seminar Nasional Teknologi dan Rekayasa (SENTRA). Fakultas Teknik (FT), Universitas Muhammadiyah Malang(UMM), pp. 39-43. ISBN 2527-6042

Widianto, Widianto and Syafaah, Lailis and Nurhadi, Nurhadi (2018) BUILT-IN SELF TEST FOR DETECTING STUCK-AT-FAULTS IN CMOS COMBINATIONAL LOGIC ICS. In: Seminar Nasional Teknologi dan Rekayasa (SENTRA). Universitas Muhammadiyah Malang, Malang, pp. 61-64. ISBN ISSN (Cetak) 2527-6042 eISSN (Online) 2527-6050

Widianto, Widianto and Syafaah, Lailis and nurhadi, nurhadi (2017) IDDQ TESTING FOR DETECTING RESISTIVE OPEN DEFECTS IN HCMOS LOGIC ICS. In: Prosiding IDDQ Testing Resistive Detection Open Deffect HCMOS. Universitas Muhammadiyah Malang.

Syafaah, Lailis and Widianto, Widianto and pakaya, ilham and Suhardi, Diding and Irfan, Muhammad (2017) PID designs using DE and PSO algorithms for damping oscillations in a DC motor speed. In: 2017 4th International Conference on Electrical Engineering, Computer Science and Informatics (EECSI). IEEE. ISBN 978-1-5386-0549-3

Widianto, Widianto and Syafaah, Lailis and Nurhadi, Nurhadi (2016) OPEN DEFECT DETECTIONS OF CMOS ICS BY USING IDDQ TESTING. In: Seminar Nasional Teknologi dan Rekayasa (SENTRA). Universitas Muhammadiyah Malang, Malang, pp. 188-190. ISBN ISSN (Cetak) 2527-6042 eISSN (Online) 2527-6050

Patent / Intellectual Property Rights (IPR)

Widianto (2023) Verifikasi Rangkaian Terpadu Pengecek Paritas Menggunakan UVM. EC00202394393.

Widianto (2022) Testbench Untuk Mendeteksi Kerusakan Hubung Singkat Di Dalam Rangkaian Terpadu Register Geser Yang Didesain Menggunakan System Verilog. EC00202216395.

This list was generated on Sat Dec 21 01:10:22 2024 UTC.