

# Delay Analysis in HCMOS Logic ICs

*by* Widiyanto Widiyanto

---

**Submission date:** 19-May-2023 08:47AM (UTC+0700)

**Submission ID:** 2096689220

**File name:** 5.0094353.pdf (565.86K)

**Word count:** 2868

**Character count:** 11266

# Delay analysis in HCMOS logic ICs

2

Cite as: AIP Conference Proceedings 2453, 020059 (2022); <https://doi.org/10.1063/5.0094353>  
Published Online: 25 July 2022

Widianto and Robert Lis



View Online



Export Citation



AIP Publishing Author Services  
**English Language Editing**  
High-quality assistance from subject specialists  
LEARN MORE

The banner features a blue background with a pencil pointing towards a cluster of letters on the right. The AIP Publishing logo is in the top left, and a 'LEARN MORE' button is at the bottom left.

2

AIP Conference Proceedings 2453, 020059 (2022); <https://doi.org/10.1063/5.0094353>

2453, 020059

© 2022 Author(s).

# Delay Analysis in HCMOS Logic ICs

Widianto<sup>1,a)</sup>, Robert Lis<sup>2)</sup>

<sup>1</sup>Department of Electrical Engineering, University of Muhammadiyah Malang, Malang, Indonesia

<sup>2</sup>Department of Electrical Power Engineering, Wrocław University of Science and Technology, Wrocław, Poland

Corresponding Author: <sup>a)</sup>widianto@umm.ac.id

**Abstract.** Open defects may occur at interconnection between gates inside HCMOS logic ICs due to open metal at imperfect fabrication process affecting speed responses of the ICs. A SPICE simulation is thus proposed to analyze delays due to the defects inside the ICs. The ICs are designed from a HCMOS netlist library distributed by Nexperia Co. Ltd. Simulation results indicate that the delays linearly increase along with sizes and locations of the defects.

## INTRODUCTION

A HCMOS (High-Speed Complementary Metal Oxide Semiconductor) logic IC (Integrated Circuit) is regarded under a family of CMOS ICs [1]. Thus, it is made of p-type and n-type MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) [2], with a higher speed response than that in the CMOS ICs.

There are six masks in fabrication process of the HCMOS IC, which are: n-well, polysilicon, n+ diffusion, p+ diffusion, contact, and metal [3], specifying the proper placement of the transistor by layout designed rules [4] describing the scalable width and spacing for each step of the masks.

The HCMOS IC contains a logic diagram where some logic gates are connected to each other for specific function [5]. For instance, an inverter IC consists of the three inverter gates where the output gate one is connected to the other input gate and so on. The metal of the masks is utilized to connect each logic gate to others [6]. Construction of the parallel metal layer forms the capacitor with low capacitance values [7]. However, resistor is formed by series of metal layers along with resistance values depending on resistivity of the layer.

An open defect might thus occur at interconnection between logic gates [8] due to the open metal at the imperfect fabrication process. Moreover, the open defect in the metal might linearly increase along with the resistance values of the metal and the speed response of the IC.

The open defect between logic gates inside an IC was detected by an IDDQ testing [9], indicating that a large quiescent supply current will flow when the open defect occurs inside it. However, an ESD (Electronic Discharge) circuit should be added in each input gate requiring large space.

Delay testing is proposed to detect the open defects [10]. However, a test pattern should be prepared prior to testing logic IC one, requiring longer preparation time for different test patterns.

This study proposes a SPICE (Simulation Program with Integrated Circuit Emphasis) simulation of LTSpiceXVII to analyze delays in HCMOS logic gate ICs due to open defects. The ICs are designed by a HCMOS netlist library distributed by Nexperia Co. Ltd. The simulations results indicate that the delays in the IC are analyzed where the delay linearly increase along with sizes and locations of the defects.

## METHODS

A HCMOS logic IC consists of a logic diagram with input voltages of  $V_{i1}$  to  $V_{in}$ , and output voltages of  $V_{o1}$  to  $V_{on}$ , depicted in Figure 1. The diagram presents different specific functions of the IC, which include: Inverter, NOR, and NAND as well as other logic gates, such as: an inverter logic IC constructed by the three inverter logic gates.




FIGURE 1. HCMOS IC Design

3

1st International Conference on Technology, Informatics, and Engineering  
AIP Conf. Proc. 2453, 020059-1–020059-5; <https://doi.org/10.1063/5.0094353>  
Published by AIP Publishing. 978-0-7354-4356-3/\$30.00

Open defects occur at each input gate inside HCMOS logic ICs. For example, a logic diagram of an inverter logic IC is illustrated in Figure 2. As previously illustrated in Figure 1, the inverter IC has an input voltage of  $V_i$  and an output voltage of  $V_o$ . The open defect occurs inside the IC:  $a$ ,  $b$ , and  $c$  nodes.




FIGURE 2. Inverter logic diagram

In the logic ICs, the defect generates the delays derived by providing stimulus signals to the IC inputs and by measuring time intervals between generated signals at IC outputs and its stimulus. The delays are divided into two types, which include: delay fall time  $t_{delayf}$  and delay rise time  $t_{delayr}$ .

The delay measurement of the inverter IC is illustrated in Figure 3, measured to time interval between generated signal waveform at  $V_o$  and stimulus signal waveform at  $V_i$ . As illustrated in Figure 1,  $t_{delayf}$  is measured to time interval between the move waveform from high level to low level signal reaching 50% at  $V_o$  and the move waveform from low level to high level reaching 50% at  $V_i$ . Moreover, measuring time interval between the move waveform from high level to low level signal reaches 50% at  $V_o$  and the move waveform from low level to high level reaches 50% at  $V_i$  is to derive  $t_{delayr}$ .

Moreover, the defect might increase fall time  $t_{fall}$  and rise time  $t_{rise}$  at generated signals of IC outputs.  $t_{fall}$  measures time interval of the move waveform from high to low level signal. On the other hand,  $t_{rise}$  measures time interval of the move waveform from low to high level signal.




FIGURE 3. Measurement of delay time

Measuring  $t_{fall}$  and  $t_{rise}$  of the inverter IC is illustrated in Figure 4. As illustrated in Figure 4,  $t_{fall}$  presents time interval of the move waveform from 90% high to 10% low level signal. However, time interval of the move waveform from 10% low to 90% high signal is presented by  $t_{rise}$ .




FIGURE 4. Measuring rise and fall time

SPICE contains the facilities to measure  $t_{delayf}$ ,  $t_{delayr}$ ,  $t_{fall}$ , and  $t_{rise}$  in the HCMOS logic IC design by applying a command '.meas'. The delays are triggered  $trig$  at  $V_i$  and targeted  $targ$  at  $V_o$ . Syntaxes for measurement are illustrated in Figure 5.

```
.meas tdelayr trig V(V il to V in) = 0.5*(V il to V in) fall = count
targ V(V ol to V on) = 0.5*(V ol to V on) rise = count
.meas tdelayf trig V(V il to V in) = 0.5*(V il to V in) fall = count
targ V(V ol to V on) = 0.5*(V ol to V on) rise = count
.meas trise trig V(V ol to V on) = 0.1*(V ol to V on) rise = count
targ V(V ol to V on) = 0.9*(V ol to V on) rise = count
.meas tfall trig V(V ol to V on) = 0.9*(V ol to V on) fall = count targ
V(V ol to V on) = 0.1*(V ol to V on) fall = count
```

FIGURE 5. Syntaxes for measuring delay time

## RESULTS AND DISCUSSION

This study analyzes the HCMOS logic ICs, NAND, and NOR. By creating the simulation circuits due to open defects in the HCMOS logic ICs. The circuits of inverter, NAND, and NOR are illustrated in Figure 6a, 6b, and 6c respectively. Each Figure consists of two ICs, IC#1 and IC#2. A PG (Pattern Generator) is provided to IC#1. IC#2 as a DUT (Design Under Test) which the delays are measured.

The inverter IC has three targeted open defects of a, b, and c. Moreover, the NOR and NAND ICs have five targeted defects, located at a, b, c, d, and e nodes. Resistors  $R_{open}$  of 1 k $\Omega$ , 10 k $\Omega$ , 100k, 1 M $\Omega$ , 10 M $\Omega$  are inserted to the targeted defects. The delays are measured to time interval between generated signal waveform at output voltage  $V_o$  and stimulus signal waveform at input voltage  $V_i$ . The measured delays include  $t_{delayr}$  and  $t_{delayf}$  along with measuring  $t_{rise}$  and  $t_{fall}$ .

Simulation results of defect-free ICs when signals moving from high to low (H-L) at  $V_o$  are summarized in Table 1. Moreover, Table 2 summarizes simulation results of defect-free ICs when signals move from low to high (L-H) at  $V_o$ .




FIGURE 6. DUT of IC#2

TABLE 1. Defect-free ICs when  $V_o$  of H-L

| IC   | $t_{delayr}$ ( $\mu$ s) | $t_{delayf}$ ( $\mu$ s) | $t_{rise}$ ( $\mu$ s) | $t_{fall}$ ( $\mu$ s) |
|------|-------------------------|-------------------------|-----------------------|-----------------------|
| NAND | 0.001                   | 0.004                   | 0.000                 | 0.002                 |
| NOR  | 0.001                   | 0.001                   | 0.000                 | 0.000                 |
| INV  | 0.000                   | 0.000                   | 0.001                 | 0.002                 |

TABLE 2. Defect-free ICs when  $V_o$  of L-H

| IC   | $t_{delayr}$ ( $\mu$ s) | $t_{delayf}$ ( $\mu$ s) | $t_{rise}$ ( $\mu$ s) | $t_{fall}$ ( $\mu$ s) |
|------|-------------------------|-------------------------|-----------------------|-----------------------|
| NAND | 0.001                   | 0.004                   | 0.000                 | 0.002                 |
| NOR  | 0.000                   | 0.001                   | 0.002                 | 0.000                 |
| INV  | 0.001                   | 0.002                   | 0.000                 | 0.000                 |

Simulation results of defective ICs where  $R_{open}$  is inserted to the located defects are summarized in Table 3 and 4. Table 3 summarizes the results at  $V_o$  of H-L, while the results at  $V_o$  of L-H are summarized in Table 4.

TABLE 3. Defective ICs at  $V_o$  of H-L

| Location | $R_{open}$ ( $\Omega$ ) | $t_{delayr}$ ( $\mu$ s) |       |       | $t_{delayf}$ ( $\mu$ s) |       |       | $t_{rise}$ ( $\mu$ s) |       |       | $t_{fall}$ ( $\mu$ s) |       |       |
|----------|-------------------------|-------------------------|-------|-------|-------------------------|-------|-------|-----------------------|-------|-------|-----------------------|-------|-------|
|          |                         | NAND                    | NOR   | INV   | NAND                    | NOR   | INV   | NAND                  | NOR   | INV   | NAND                  | NOR   | INV   |
| b        | 1 k                     | 0.001                   | 0.001 | 0.002 | 0.005                   | 0.001 | 0.002 | 0.000                 | 0.000 | 0.000 | 0.002                 | 0.002 | 0.000 |
|          | 10 k                    | 0.003                   | 0.004 | 0.007 | 0.009                   | 0.002 | 0.006 | 0.000                 | 0.000 | 0.001 | 0.001                 | 0.000 | 0.000 |
|          | 100 k                   | 0.022                   | 0.025 | 0.058 | 0.055                   | 0.001 | 0.044 | 0.002                 | 0.002 | 0.004 | 0.003                 | 0.002 | 0.002 |
|          | 1 M                     | 0.192                   | 0.229 | 0.563 | 0.495                   | 0.001 | 0.405 | 0.013                 | 0.013 | 0.023 | 0.013                 | 0.001 | 0.015 |
|          | 10 M                    | 1.869                   | 2.246 | 5.591 | 4.222                   | 0.001 | 1.904 | 0.085                 | 0.093 | 0.173 | 0.099                 | 0.001 | 0.165 |
| a        | 1 k                     | 0.001                   | 0.001 | 0.001 | 0.005                   | 0.002 | 0.002 | 0.000                 | 0.000 | 0.000 | 0.001                 | 0.001 | 0.000 |
|          | 10 k                    | 0.005                   | 0.005 | 0.003 | 0.011                   | 0.002 | 0.003 | 0.000                 | 0.000 | 0.000 | 0.001                 | 0.000 | 0.000 |
|          | 100 k                   | 0.041                   | 0.041 | 0.015 | 0.063                   | 0.002 | 0.017 | 0.000                 | 0.001 | 0.000 | 0.001                 | 0.000 | 0.000 |
|          | 1 M                     | 0.387                   | 0.392 | 0.119 | 0.582                   | 0.002 | 0.141 | 0.003                 | 0.002 | 0.001 | 0.002                 | 0.000 | 0.001 |

| Location | Ropen<br>( $\Omega$ ) | tdelayr ( $\mu$ s) |       |        | tdelayf ( $\mu$ s) |       |        | trise ( $\mu$ s) |       |       | tfall ( $\mu$ s) |       |       |
|----------|-----------------------|--------------------|-------|--------|--------------------|-------|--------|------------------|-------|-------|------------------|-------|-------|
|          |                       | NAND               | NOR   | INV    | NAND               | NOR   | INV    | NAND             | NOR   | INV   | NAND             | NOR   | INV   |
| c        | 10 M                  | 3.833              | 3.874 | 1.125  | 3.250              | 0.002 | 1.355  | 0.017            | 0.010 | 0.003 | 0.008            | 0.000 | 0.003 |
|          | 1 k                   | 0.001              | 0.002 | 0.002  | 0.005              | 0.002 | 0.003  | 0.001            | 0.001 | 0.001 | 0.002            | 0.001 | 0.001 |
|          | 10 k                  | 0.010              | 0.011 | 0.011  | 0.020              | 0.017 | 0.018  | 0.008            | 0.009 | 0.008 | 0.009            | 0.009 | 0.008 |
|          | 100 k                 | 0.100              | 0.100 | 0.101  | 0.169              | 0.167 | 0.168  | 0.083            | 0.085 | 0.083 | 0.089            | 0.084 | 0.087 |
|          | 1 M                   | 0.999              | 0.999 | 0.999  | 1.659              | 1.654 | 1.656  | 0.802            | 0.803 | 0.800 | 0.812            | 0.811 | 0.810 |
|          | 10 M                  | 22.151             | ~     | 22.149 | 17.907             | ~     | 17.913 | ~                | ~     | ~     | ~                | ~     | ~     |
| d        | 1 k                   | 0.001              | 0.001 |        | 0.005              | 0.001 |        | 0.000            | 0.000 |       | 0.001            | 0.001 |       |
|          | 10 k                  | 0.005              | 0.001 |        | 0.011              | 0.002 |        | 0.000            | 0.000 |       | 0.001            | 0.002 |       |
|          | 100 k                 | 0.041              | 0.036 |        | 0.064              | 0.002 |        | 0.000            | 0.000 |       | 0.001            | 0.002 |       |
|          | 1 M                   | 0.386              | 0.384 |        | 0.586              | 0.002 |        | 0.002            | 0.000 |       | 0.002            | 0.002 |       |
|          | 10 M                  | 3.808              | 3.841 |        | 3.284              | 0.002 |        | 0.012            | 0.010 |       | 0.008            | 0.002 |       |
|          | 1 k                   | 0.001              | 0.001 |        | 0.005              | 0.001 |        | 0.000            | 0.000 |       | 0.002            | 0.002 |       |
| e        | 10 k                  | 0.003              | 0.001 |        | 0.010              | 0.002 |        | 0.000            | 0.000 |       | 0.001            | 0.002 |       |
|          | 100 k                 | 0.023              | 0.018 |        | 0.054              | 0.002 |        | 0.002            | 0.002 |       | 0.003            | 0.002 |       |
|          | 1 M                   | 0.206              | 0.207 |        | 0.484              | 0.002 |        | 0.013            | 0.013 |       | 0.015            | 0.002 |       |
|          | 10 M                  | 2.013              | 2.078 |        | 4.150              | 0.002 |        | 0.088            | 0.086 |       | 0.136            | 0.002 |       |

TABLE 4. Defective ICs at Vo of L-H

| Location | Ropen<br>( $\Omega$ ) | tdelayr ( $\mu$ s) |       |       | tdelayf ( $\mu$ s) |       |       | trise ( $\mu$ s) |       |       | tfall ( $\mu$ s) |       |       |
|----------|-----------------------|--------------------|-------|-------|--------------------|-------|-------|------------------|-------|-------|------------------|-------|-------|
|          |                       | NAND               | NOR   | INV   | NAND               | NOR   | INV   | NAND             | NOR   | INV   | NAND             | NOR   | INV   |
| b        | 1 k                   | 0.001              | 0.001 | 0.002 | 0.005              | 0.000 | 0.002 | 0.000            | 0.000 | 0.000 | 0.001            | 0.000 | 0.000 |
|          | 10 k                  | 0.003              | 0.003 | 0.007 | 0.009              | 0.001 | 0.006 | 0.000            | 0.002 | 0.000 | 0.002            | 0.002 | 0.000 |
|          | 100 k                 | 0.022              | 0.022 | 0.058 | 0.055              | 0.001 | 0.044 | 0.002            | 0.002 | 0.004 | 0.003            | 0.000 | 0.002 |
|          | 1 M                   | 0.192              | 0.203 | 0.563 | 0.495              | 0.001 | 0.405 | 0.014            | 0.013 | 0.023 | 0.013            | 0.000 | 0.015 |
|          | 10 M                  | 1.243              | 1.833 | 3.100 | 4.838              | 0.001 | 3.974 | 0.091            | 0.093 | 0.173 | 0.099            | 0.000 | 0.167 |
| a        | 1 k                   | 0.001              | 0.001 | 0.001 | 0.005              | 0.001 | 0.002 | 0.000            | 0.002 | 0.000 | 0.001            | 0.000 | 0.000 |
|          | 10 k                  | 0.005              | 0.005 | 0.003 | 0.011              | 0.001 | 0.003 | 0.000            | 0.002 | 0.000 | 0.001            | 0.000 | 0.000 |
|          | 100 k                 | 0.041              | 0.041 | 0.015 | 0.063              | 0.001 | 0.017 | 0.000            | 0.001 | 0.000 | 0.001            | 0.001 | 0.000 |
|          | 1 M                   | 0.387              | 0.392 | 0.119 | 0.582              | 0.001 | 0.141 | 0.003            | 0.002 | 0.001 | 0.002            | 0.000 | 0.001 |
| c        | 10 M                  | 1.764              | 1.804 | 1.121 | 5.742              | 0.001 | 1.365 | 0.019            | 0.010 | 0.003 | 0.008            | 0.000 | 0.003 |
|          | 1 k                   | 0.001              | 0.002 | 0.002 | 0.005              | 0.002 | 0.003 | 0.001            | 0.001 | 0.001 | 0.002            | 0.001 | 0.001 |
|          | 10 k                  | 0.010              | 0.011 | 0.011 | 0.020              | 0.016 | 0.018 | 0.008            | 0.008 | 0.008 | 0.009            | 0.009 | 0.008 |
|          | 100 k                 | 0.100              | 0.100 | 0.101 | 0.169              | 0.167 | 0.168 | 0.085            | 0.093 | 0.086 | 0.089            | 0.086 | 0.088 |
| d        | 1 M                   | 0.992              | 0.991 | 0.992 | 1.674              | 1.674 | 1.674 | 0.802            | 0.800 | 0.799 | 0.813            | 0.811 | 0.810 |
|          | 10 M                  | ~                  | ~     | ~     | ~                  | ~     | ~     | ~                | ~     | ~     | ~                | ~     | ~     |
|          | 1 k                   | 0.002              | 0.001 |       | 0.005              | 0.001 |       | 0.000            | 0.000 |       | 0.002            | 0.002 |       |
|          | 10 k                  | 0.005              | 0.003 |       | 0.011              | 0.002 |       | 0.000            | 0.000 |       | 0.002            | 0.002 |       |

| Location | Ropen<br>( $\Omega$ ) | tdelayr ( $\mu$ s) |       |     | tdelayf ( $\mu$ s) |       |     | trise ( $\mu$ s) |       |     | tfall ( $\mu$ s) |       |     |
|----------|-----------------------|--------------------|-------|-----|--------------------|-------|-----|------------------|-------|-----|------------------|-------|-----|
|          |                       | NAND               | NOR   | INV | NAND               | NOR   | INV | NAND             | NOR   | INV | NAND             | NOR   | INV |
| d        | 4                     |                    |       |     |                    |       |     |                  |       |     |                  |       |     |
|          | 100 k                 | 0.041              | 0.039 |     | 0.064              | 0.002 |     | 0.000            | 0.000 |     | 0.001            | 0.002 |     |
|          | 1 M                   | 0.386              | 0.387 |     | 0.586              | 0.002 |     | 0.002            | 0.002 |     | 0.002            | 0.001 |     |
|          | 10 M                  | 1.739              | 1.774 |     | 5.776              | 0.002 |     | 0.012            | 0.010 |     | 0.009            | 0.001 |     |
|          | 1 k                   | 0.001              | 0.001 |     | 0.005              | 0.001 |     | 0.000            | 0.000 |     | 0.001            | 0.002 |     |
|          | 10 k                  | 0.003              | 0.002 |     | 0.010              | 0.002 |     | 0.000            | 0.000 |     | 0.003            | 0.002 |     |
|          | 100 k                 | 0.023              | 0.020 |     | 0.054              | 0.002 |     | 0.002            | 0.002 |     | 0.003            | 0.002 |     |
| e        | 1 M                   | 0.206              | 0.192 |     | 0.484              | 0.002 |     | 0.014            | 0.012 |     | 0.015            | 0.000 |     |
|          | 10 M                  | 1.326              | 1.325 |     | 4.739              | 0.002 |     | 0.098            | 0.093 |     | 0.136            | 0.002 |     |

## CONCLUSIONS

A SPICE simulation was proposed in this study to analyze delays due to open defects at interconnection between gate inside HCMOS logic ICs. The measured delays are  $tdelayr$  and  $tdelayf$ ,  $trise$  and  $tfall$ . The simulation results indicate that the delays linearly increase along with sizes and locations of the defects.

## REFERENCES

1. R. J. Baker, *CMOS: Circuit Design, Layout, and Simulation: Third Edition*. (2011).
2. S. S. Amrik Singh, "Evolution of CMOS Technology Past, Present and Future," *International Journal of Engineering Research and Technology (IJERT)*, (2016).
3. J. Jessing, "CMOS fabrication," in *The VLSI Handbook: Second Edition*, (2016).
4. M. T. Bohr and I. A. Young, "CMOS Scaling Trends and beyond," *IEEE Micro*, (2017).
5. J. L. FUNK, "Electronics and Electronic Systems," in *Technology Change and the Rise of New Industries*, (2019).
6. R. Ritzenthaler *et al.*, "Diffusion and gate replacement: A new gate-first high-k/metal gate CMOS integration scheme suppressing gate height asymmetry," *IEEE Transactions on Electron Devices*, (2016).
7. B. Landgraf, "MOM Capacitance Measurements in a 130 nm CMOS Node," (2015).
8. M. Andjelkovic, Z. Stamenkovic, M. Krstic, and R. Kraemer, "Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic," (2018).
9. N. Widiyanto, Lailis Syafaah, "IDDQ Testing For Detecting Resistive Open Defects Inhcmos Logic ICS," in *Seminar Nasional Teknologi dan Rekayasa (SENTRA)*, 1–3 (2017).
10. S. Pandey *et al.*, "SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts," (2020).

# Delay Analysis in HCMOS Logic ICs

## ORIGINALITY REPORT

5%

SIMILARITY INDEX

2%

INTERNET SOURCES

4%

PUBLICATIONS

2%

STUDENT PAPERS

## PRIMARY SOURCES

- 1** Riaz Naseer, Jeff Draper, Younes Boulghassoul, Sandeepan DasGupta, Art Witulski. "Critical charge and set pulse widths for combinational logic in commercial 90nm cmos technology", Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI - GLSVLSI '07, 2007  
Publication 1%
- 2** Submitted to Universitas Negeri Surabaya The State University of Surabaya  
Student Paper 1%
- 3** Yepy Komaril Sofi'i, Sudarman, Herry Suprianto. "Application of molecular dynamic energy of kaolin clay as photocatalysts", AIP Publishing, 2022  
Publication 1%
- 4** [www.datasheet.hk](http://www.datasheet.hk)  
Internet Source 1%
- 5** Yingchun Tian, Delin Jing. "Towards an Automatic Test Generation Method for Systems of Systems based on Fault Injection 1%



# and Model-Based Systems Engineering", Applied Sciences, 2022

Publication

---

---

Exclude quotes      On

Exclude matches      < 1%

Exclude bibliography      On



## Digital Receipt

This receipt acknowledges that Turnitin received your paper. Below you will find the receipt information regarding your submission.

The first page of your submissions is displayed below.

Submission author: Widianto Widianto  
Assignment title: Publication Articles April-Juni 2023  
Submission title: Delay Analysis in HCMOS Logic ICs  
File name: 5.0094353.pdf  
File size: 565.86K  
Page count: 6  
Word count: 2,868  
Character count: 11,266  
Submission date: 19-May-2023 08:47AM (UTC+0700)  
Submission ID: 2096689220

The thumbnail shows the first page of the submission. On the left, there is a vertical grey bar with the text "AIP Conference Proceedings" and the AIP Publishing logo. The main content area has the title "Delay analysis in HCMOS logic ICs" and the following text: "Cite as: AIP Conference Proceedings 2453, 020059 (2022); <https://doi.org/10.1063/5.0094353> Published Online: 25 July 2022". Below this is the author information "Widianto and Robert Lis" and two icons: a globe for "View Paper" and a document with an arrow for "Export Citation". At the bottom of the thumbnail, there is a blue banner for "AIP Author Services English Language Editing" with the text "High-quality assistance from subject specialists" and a "LEARN MORE" button. The footer of the thumbnail contains the citation information "AIP Conference Proceedings 2453, 020059 (2022); <https://doi.org/10.1063/5.0094353>" and the ID "2453, 020059 © 2022 Author(s)."