DESAIN GATE DRIVER UNTUK MOSFET PARALEL PADA TEGANGAN DAYA MENENGAH

Ramadhan, Rendy Sapta and Seciohusodo, Tirta and Nurkholiq, Candra Gema and Ragil, Dhimas Putra (2023) DESAIN GATE DRIVER UNTUK MOSFET PARALEL PADA TEGANGAN DAYA MENENGAH. Undergraduate thesis, Universitas Muhammadiyah Malang.

[thumbnail of PENDAHULUAN.pdf]
Preview
Text
PENDAHULUAN.pdf

Download (937kB) | Preview
[thumbnail of BAB I.pdf]
Preview
Text
BAB I.pdf

Download (231kB) | Preview
[thumbnail of BAB II.pdf]
Preview
Text
BAB II.pdf

Download (229kB) | Preview
[thumbnail of BAB III.pdf]
Preview
Text
BAB III.pdf

Download (621kB) | Preview
[thumbnail of BAB IV.pdf] Text
BAB IV.pdf
Restricted to Registered users only

Download (434kB) | Request a copy
[thumbnail of BAB V.pdf] Text
BAB V.pdf
Restricted to Registered users only

Download (1MB) | Request a copy
[thumbnail of LAMPIRAN.pdf] Text
LAMPIRAN.pdf
Restricted to Registered users only

Download (879kB) | Request a copy
[thumbnail of POSTER.pdf] Text
POSTER.pdf
Restricted to Registered users only

Download (12MB) | Request a copy

Abstract

The design of the parallel MOSFET gate driver is a system used to control MOSFETs in a power circuit. The main purpose of this design is to enhance the performance of parallel MOSFETs in power circuits that require high speed and efficiency. In this parallel MOSFET gate driver design, six MOSFETs are connected in parallel with a half-bridge configuration, and a PWM generator plays a crucial role in controlling the output power by modifying the pulse width that will be fed to the IR2104 IC as the MOSFET gate driver to control the on and off states during high and low conditions. By adding a totem pole amplifier, which can increase the switching speed of the MOSFET, power losses are reduced, and system efficiency is improved. Based on the test results of the parallel MOSFET gate driver circuit with and without the totem pole amplifier, the rise time of the MOSFET is 30 ns faster, and the delay rise time from PWM to output voltage (Vout) is 260 ns faster compared to the parallel MOSFET gate driver circuit without the totem pole amplifier. Additionally, the fall time is 190 ns faster, and the delay fall time from PWM to output voltage (Vout) is also faster compared to the parallel MOSFET gate driver circuit without the totem pole amplifier. Moreover, in the load test with a 60W, 14,6ohm power resistor, the output power resulted in 0.730W higher than the parallel MOSFET gate driver circuit without the totem pole amplifier

Item Type: Thesis (Undergraduate)
Student ID: 201910130311075
Keywords: Gate Driver, MOSFET, and Parallel
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Engineering > Department of Electrical Engineering (20201)
Depositing User: 201910130311075 dimasragilxxvigmailcom
Date Deposited: 02 Nov 2023 06:28
Last Modified: 02 Nov 2023 06:33
URI: https://eprints.umm.ac.id/id/eprint/518

Actions (login required)

View Item
View Item